Samsung Exynos 9820 8LPP I/O CPU SoC Design Analysis

Product Code

SDA-1904-801

Release Date

09/08/2019

Availability

Published

Product Item Code

SAM-9820

Device Manufacturer

Samsung

Device Type

Applications Processor

Subscription

Logic

Channel

Logic - SoC Design Analysis (IP)

Logic - SoC Design Analysis

Samsung Exynos 9820 8LPP I/O CPU SoC Design Analysis

This project presents a SoC Design Analysis of the Samsung Exynos 9820 application processor, built in Samsung’s 8LPP process. This analysis shows the transition regions between an I/O IP block and a digital logic block (CPU), showcasing dummy structures and relationship to system-on-chip (SoC) design rules used on the Samsung Exynos 9820. We have assessed the standard cell architecture in the digital logic block by extracting and locating in the layout multiple standard cells. Process and BEOL stack-up and utilization have also been analyzed.

View Table of Contents

Related Analysis	Manufacturer	Analysis Type	Subscription Channel
TSMC S/D Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
Intel Gate Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
Qualcomm Snapdragon 888 A78 CPU SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Qualcomm SM8350 Snapdragon 888 Samsung 5 nm LPE CPU (X1) SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Intel Channel Architecture Evolution		Process	Logic - Transistor Architecture Comparison
Intel Source/Drain Architecture Evolution		Process	Logic - Transistor Architecture Comparison
Ambarella CV22 SoC Digital Floorplan Analysis	Ambarella	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
NVIDIA Ampere GA100 7 nm GPU Digital Floorplan Analysis	nVIDIA	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Broadcom BCM56880 Trident 4 TSMC N7HPC Process Digital Floorplan Analysis	Broadcom	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Intel Xe GPU DG1 Digital Floorplan Analysis	Intel	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)