TSMC 12 FFC MediaTek MT677AV Transistor Characterization Report

Product Code

TCR-1804-802

Release Date

22/08/2018

Availability

Published

Product Item Code

MED-MT6771V

Device Manufacturer

MediaTek

Device Type

Baseband Processor

Subscription

Logic

Channel

Logic - Transistor Characterization (IP)

Logic - Transistor Characterization

TSMC 12 FFC MediaTek MT677AV Transistor Characterization Report

This report presents key DC electrical characteristics for logic NMOS and PMOS transistors located in the core region of the AM10788B die found inside a MediaTek MT6771V application processor. The MediaTek MT6771V device was extracted from an Oppo PACM00 R15 smartphone. The AM10788B die is fabricated using TSMC’s 12 nm finFET compact (12 FFC) technology using a HKMG finFET CMOS process.

View Table of Contents

Related Analysis	メーカー	解析の種類	Subscription Channel
TSMC S/D Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
Intel Gate Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
Qualcomm Snapdragon 888 A78 CPU SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Qualcomm SM8350 Snapdragon 888 Samsung 5 nm LPE CPU (X1) SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Intel Channel Architecture Evolution		Process	Logic - Transistor Architecture Comparison
Intel Source/Drain Architecture Evolution		Process	Logic - Transistor Architecture Comparison
Ambarella CV22 SoC Digital Floorplan Analysis	Ambarella	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
NVIDIA Ampere GA100 7 nm GPU Digital Floorplan Analysis	nVIDIA	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Broadcom BCM56880 Trident 4 TSMC N7HPC Process Digital Floorplan Analysis	Broadcom	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Intel Xe GPU DG1 Digital Floorplan Analysis	Intel	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)