Apple A12 TSMC N7 SoC Overhead Standard Cell Essentials - Image Set

Availability

Published

Product Code

SCE-1810-803

Release Date

29/09/2019

Product Item Code

APP-TMJA46

Device Manufacturer

Apple

Subscription

Compute

Channel

Logic - SoC Design Analysis (IP)

Logic - SoC Design Analysis

Apple A12 TSMC N7 SoC Overhead Standard Cell Essentials - Image Set

This project presents a Standard Cell Essentials analysis of TSMC's 7 nm finFET high-k metal (HKMG) CMOS process found in the Apple A12 Bionic APL1W81 application processor. In this analysis we assessed the standard cell architecture and have extracted the routing density of the CPU digital logic library. Process and BEOL stack up and utilization have also been analyzed.

Related Analysis	Manufacturer	Analysis Type	Subscription Channel
Qualcomm Snapdragon 888 A78 CPU SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Qualcomm SM8350 Snapdragon 888 Samsung 5 nm LPE CPU (X1) SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Ambarella CV22 SoC Digital Floorplan Analysis	Ambarella	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
NVIDIA Ampere GA100 7 nm GPU Digital Floorplan Analysis	nVIDIA	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Broadcom BCM56880 Trident 4 TSMC N7HPC Process Digital Floorplan Analysis	Broadcom	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Intel Xe GPU DG1 Digital Floorplan Analysis	Intel	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Samsung Exynos 2100 5 nm FinFET Process Digital Floorplan Analysis	Samsung	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
AMD Ryzen 9 5950X TSMC N7 HPC FinFET Process Digital Floorplan Analysis	AMD	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Qualcomm Snapdragon 888 Samsung 5LPE Process aCMOS Essentials	Qualcomm	Process	Logic - Process, Logic - Process (IP)
NVIDIA Ampere GA102 GPU Samsung 8N FinFET Process Digital Floorplan Analysis	nVIDIA	Floorplan	Logic - Digital Floorplan (IP), Logic - Digital Floorplan