Our Chiptease reports provide a reader with an summary on the process of a device, without the cost of a full structural analysis. These reports focus on the overall device structure and process node, and include such information as: Package photographs and X-ray, Die markings, Die photograph, Die size, Process type, Number of metal and polysilicon layers, Process node, 2 FESEM photographs of basic die structure and minimum feature size