Analysis of the array peripheral design used in the YMTC EET1A 232L 1 Tb TLC 3D NAND. Schematics of the circuitry including bitline sense amplifier and wordline drivers, annotated photographs, architectural overview, major findings and standard cells are provided. The peripheral circuitry on the device has been extracted and analyzed.