Analysis of the floorplan design used in the SK hynix MDHD5C20101 D1a 16 Gb DDR5 DRAM and includes an executive summary and supporting image sets optical, X-ray, SEM cross sectional, and SEM bevel imaging sets. Process node and foundry identification, critical dimensions, memory and periphery functional block summaries and die/package cost analysis are provided.