Analysis of the array peripheral design used in the SK hynix MDHD5C20101 D1a 16 Gb DDR5 DRAM. Schematics of the circuitry including bitline sense amplifier and wordline drivers, annotated photographs, architectural overview, major findings and standard cells are provided. The peripheral circuitry on the device has been extracted and analyzed.