This project presents a SoC Design Analysis of the Samsung E9925 Exynos 2200 application processor. This analysis is focused on the 4LPE NPU area, implemented using a 6-track height library. We have assessed the standard cell architecture by extracting and locating in the NPU layout multiple standard cells. We have extracted the routing density of the NPU digital logic library.