Interested in this report?

Published: 29 January 2016

This CircuitVision report provides a set of hierarchical schematics for all the circuitry on the Samsung 20nm DDR4. The Samsung 20nm DDR4 was removed from a Samsung DIMM. The circuit blocks extracted and analyzed for the report have been organized into the standard Address path, Data path, Voltage Generation and Command/Control chapters. This report also includes layout data to allow the audience to cross-probe devices and signals of interest to allow visual correlations between the schematic and layout information for a deeper understanding of the circuit functionality and design.

Recent OMR Reports

DEF-1807-802  |   Published: 17 September 2018
The Device Essentials deliverable for imaging devices includes a one page summary of observed device metrics and salient features. The summary is supported by the following unannotated image folders: ...
ACE-1805-801  |   Published: 17 September 2018
The Advanced CMOS Essentials (ACE) deliverable for 3D NAND Flash chips comprises a concise analyst’s summary document highlighting observed critical dimensions and salient features supported by the in-depth...
ARC-1806-802  |   Published: 14 September 2018
This report presents a RF Architecture (ARC) Analysis of the Bluetooth/Zigbee RF transceiver die which was found in the Qualcomm QCA4020 tri-mode SoC. The following report contains annotated photographs...