Google UV0089 Edge TPU Digital Floorplan Analysis

Product Code

DFR-1912-801

Release Date

04/02/2020

Availability

Published

Product Item Code

GOO-AA1

Device Manufacturer

Google

Device Type

Plug Computer

Subscription

Logic

Channel

Logic - Digital Floorplan (IP)

Logic - Digital Floorplan

Google UV0089 Edge TPU Digital Floorplan Analysis

This report presents a Digital Floorplan Analysis of the 089A1 die found inside the Google Edge TPU coprocessor (UV0089) package. The Coral Edge TPU is Google’s own ASIC design that enables machine learning inferencing at the edge. AI at the edge incorporates a hive-type architecture with smaller computing devices collaborating on data-informed decision making. For this next IoT frontier, it means faster, cheaper, more scalable and secure computing.

View Table of Contents

Related Analysis	Manufacturer	Analysis Type	Subscription Channel
TSMC S/D Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
Intel Gate Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
Qualcomm Snapdragon 888 A78 CPU SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Qualcomm SM8350 Snapdragon 888 Samsung 5 nm LPE CPU (X1) SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Intel Channel Architecture Evolution		Process	Logic - Transistor Architecture Comparison
Intel Source/Drain Architecture Evolution		Process	Logic - Transistor Architecture Comparison
Ambarella CV22 SoC Digital Floorplan Analysis	Ambarella	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
NVIDIA Ampere GA100 7 nm GPU Digital Floorplan Analysis	nVIDIA	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Broadcom BCM56880 Trident 4 TSMC N7HPC Process Digital Floorplan Analysis	Broadcom	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Intel Xe GPU DG1 Digital Floorplan Analysis	Intel	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)