Samsung Exynos Octa 9820 Samsung 8LPP FinFET Process Digital Floorplan Analysis

Product Code

DFR-1903-801

Release Date

16/04/2019

Availability

Published

Product Item Code

SAM-9820

Device Manufacturer

Samsung

Device Type

Applications Processor

Subscription

Logic

Channel

Logic - Digital Floorplan (IP)

Logic - Digital Floorplan

Samsung Exynos Octa 9820 Samsung 8LPP FinFET Process Digital Floorplan Analysis

This report presents a Digital Floorplan Analysis of the S5E9820A01 die found inside the Samsung Exynos Octa 9820 application processor. The Exynos Octa 9820 processor was extracted from the Samsung Galaxy S10+ (model SM-G975F).

This report contains the following detailed information:

Selected teardown photographs, package photographs, package X-rays, die markings, and die photographs
Scanning electron microscopy (SEM) plan-view micrographs showing the layout of the die at the levels including fin/STI, gate, contacts, and minimum pitch metals
Measurements of horizontal dimensions of some of the major layout features, particularly the pitch and track height of standard cells
Plan-view optical micrograph of the die delayered to the metal gate level
Identification of major functional blocks on a gate level die photograph
Table of functional block sizes and percentage die utilization
High-resolution top metal and gate level die photographs delivered in the CircuitVision software

View Table of Contents

Related Analysis	Manufacturer	Analysis Type	Subscription Channel
TSMC S/D Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
Intel Gate Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
Qualcomm Snapdragon 888 A78 CPU SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Qualcomm SM8350 Snapdragon 888 Samsung 5 nm LPE CPU (X1) SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Intel Channel Architecture Evolution		Process	Logic - Transistor Architecture Comparison
Intel Source/Drain Architecture Evolution		Process	Logic - Transistor Architecture Comparison
Ambarella CV22 SoC Digital Floorplan Analysis	Ambarella	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
NVIDIA Ampere GA100 7 nm GPU Digital Floorplan Analysis	nVIDIA	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Broadcom BCM56880 Trident 4 TSMC N7HPC Process Digital Floorplan Analysis	Broadcom	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Intel Xe GPU DG1 Digital Floorplan Analysis	Intel	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)