Assembly and Test Cost and Price Model
In-depth cost and price model for advanced package types including multi-die applications.
This model caters to a diverse spectrum of clientele, spanning from Integrated Device Manufacturers (IDMs) and fabless semiconductor companies to analysts, consultants, electronic systems firms, automotive enterprises, and beyond.
To understand this evolving landscape, you need a strong industry-leading business analysis tool.
Market Analysis Solutions
End Market Analysis:
The Semiconductor Manufacturing Economics Advantage
These products give any organization unique and detailed insights into the semiconductor supply chain. Customers include the world’s largest IDMs, foundries, fabless, electronics systems, automotive companies, equipment OEMs and materials suppliers, analysts, universities, and start-ups.
Supported Assembly Processes:
Leadframe, organic substrate (such as BGA, PGA, and LGA), ceramic substrate, wafer level, and InFO, including multichip and chiplet packages.
Supported Wafer Size:
75mm, 100mm, 125mm, 150mm, 200mm, and 300mm.
Supported Cost Elements:
Overall wafer sort, assembly and final test cost, assembly and tests processes, plus material usage.
Why the AI Memory Shortage Could Keep DRAM and NAND Prices High for Years
AI-driven demand is creating the biggest memory shortage in history. Discover why DRAM and NAND prices are expected to remain elevated through the rest of the decade.
DRAM Market Update Q2 2026: Why This Cycle Looks Different
Stronger-than-expected demand, rising AI memory requirements, evolving procurement models, and record profitability are transforming the DRAM market in ways that differ from those of previous cycles.
Huawei Pura X Max Teardown Video
Watch the exclusive Huawei Pura X Max teardown video. See the foldable's hinge, display, cameras, Kirin 9030 Pro processor, and internal design.
The Authoritative Information Platform to the Semiconductor Industry.
