Samsung 10LPP Samsung Exynos 9810 Transistor Characterization Report

Product Code

TCR-1804-801

Release Date

12/07/2018

Availability

Published

Product Item Code

SAM-9810

Device Manufacturer

Samsung

Device Type

Applications Processor

Subscription

Logic

Channel

Logic - Transistor Characterization (IP)

Logic - Transistor Characterization

Samsung 10LPP Samsung Exynos 9810 Transistor Characterization Report

This report presents key DC electrical characteristics for logic NMOS and PMOS transistors located in the core region of the Samsung S5E9810A02 die, found inside a Samsung Exynos 9810 PoP component. The Exynos 9810 device was extracted from a Samsung Galaxy S9+ smartphone, model number SM-G965N. The S5E9810A02 die is fabricated using Samsung’s 10 nm LPP, HKMG finFET CMOS process.

View Table of Contents

Related Analysis	メーカー	解析の種類	Subscription Channel
TSMC S/D Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
Intel Gate Architecture Evolution (Redacted)		Process	Logic - Transistor Architecture Comparison
Qualcomm Snapdragon 888 A78 CPU SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Qualcomm SM8350 Snapdragon 888 Samsung 5 nm LPE CPU (X1) SoC Design Analysis	Qualcomm	Process	Logic - SoC Design Analysis, Logic - SoC Design Analysis (IP)
Intel Channel Architecture Evolution		Process	Logic - Transistor Architecture Comparison
Intel Source/Drain Architecture Evolution		Process	Logic - Transistor Architecture Comparison
Ambarella CV22 SoC Digital Floorplan Analysis	Ambarella	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
NVIDIA Ampere GA100 7 nm GPU Digital Floorplan Analysis	nVIDIA	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Broadcom BCM56880 Trident 4 TSMC N7HPC Process Digital Floorplan Analysis	Broadcom	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)
Intel Xe GPU DG1 Digital Floorplan Analysis	Intel	Floorplan	Logic - Digital Floorplan, Logic - Digital Floorplan (IP)