Published: 4 June 2013

 

This report compares the fabrication processes used by major manufacturers to produce NAND Flash at the 2x nm node (i.e. 20- 29 nm). The manufacturers covered are Samsung, IMFT, Intel, Toshiba and Hynix.
The report compares cell topography, wells, isolation , the NAND string (overhead included), memory array edge, and wordline decoders. The NAND cell for each device is examined using SEM, TEM, and other analytical techniques revealing details of the tunnel oxide, floating gate, inter-poly, control gate and any air-gaps found.

Recent OMR Reports

Report  |  1016-43837-O-6CV-100  |   Published: 31 March 2017
This CircuitVision report provides a set of hierarchical schematics for the Intel 5750 RF Transceiver. The circuit blocks extracted and analyzed for the report include the Transmit Path, Dual-Channel Receive...
Report  |  1016-44043-O-5CV-100  |   Published: 27 January 2017
This CircuitVision report provides a set of hierarchical schematics for the Toshiba THGBX6T1T82LFXF 3D NAND Flash. The circuit blocks extracted and analyzed for the report include the memory access (Memory...
Report  |  0516-00000-O-3DL-100  |   Published: 30 December 2016
The DesignLook report provides an overview of a semiconductor device and features a die floorplan along with details of the process and package. The report includes photographs of the package, die and...