Interested in this report?

Published: 1 May 2014

This report is a detailed structural analysis (LDSA) of the Oracle T5 multicore SPARC processor fabricated using TSMC’s 28 nm HP process. The T5 SPARC processor is a 16 processor core system on chip (SoC) operating at a 3.6 GHz clock. The T5 features two PCI-Express 3.0 controllers on die, four DDR3 on-die memory controllers; along with 16 KB of L1 data cache, 16 KB L1 instruction cache, 128 KB L2 cache for each core; and 8 MB of shared L3 cache. The T5 is fabricated using 13 metal (12 Cu, 1 Al), high-k metal gate (HKMG), gate last 28 nm HP CMOS process from TSMC. The device features <110> channel orientation for the transistors, hafnium oxide/oxide gate dielectric, dual work function metal gates, NiSi NMOS and NiSiGe PMOS source/drain regions and low-k inter-level dielectrics. The device features approximately 30 nm long NMOS and PMOS gates with a 120 nm contacted gate pitch, and 110 nm metal 1 pitch in the SRAM array. The 6T SRAM features a 0.15 µm2 cell size. The reported results are derived from scanning electron microscope (SEM), transmission electron microscope (TEM), energy dispersive X-ray spectroscopy (TEM-EDS), electron energy loss spectroscopy (TEM-EELS) and spreading resistance profiling (SRP).

Recent OMR Reports

DEF-1804-803  |   Published: 20 June 2018
The Device Essentials deliverable for imaging devices includes a one page summary of observed device metrics and salient features. The summary is supported by the following unannotated image folders: ...
EXR-1804-803  |   Published: 8 June 2018
This report presents an Exploratory Analysis of the DRAM die, with the markings K4F2A164HF, found in the Samsung S5K2L3SX rear camera module extracted from a Samsung Galaxy S9+ (model SM-G965N) smartphone.
FAR-1804-803  |   Published: 7 June 2018
This report presents a Digital Functional Analysis of the MediaTek MT6771V Helio P60 chipset’s AM10788B die, found inside the OPPO PACM00 R15 smartphone. The MediaTek MT6771V Helio P60 chipset, manufactured...