IC Design Overview of the Samsung Exynos 5 Octa (5420)

Published: 15 January 2014

The following IC Design Overview contains a summary of packaging details and a breakdown of logic, I/O and embedded memory areas for this device. Included in this analysis are images of the package, die and die markings. Package analysis includes a summary of package measurements, external top and bottom images, a package cross-section image, and multiple package x-ray images. A die cross-section image is included to show die thickness. Annotated die images show locations of I/O, embedded memory, standard logic, and major repeating mixed-signal blocks. Representative images of I/O blocks, embedded memory types, and standard logic gates are also included. This report also comes with 30 minutes of analyst time that is to be used within 6 months of the report’s purchase.

Other Functional Analysis Reports Search All Reports

Recent OMR Reports

  • Report  |  0115-38660-O-6CV-100  |   Published: 20 February 2015
    This CircuitVision report provides a set of hierarchical schematics for the Mediatek MT6628QP Wireless Combo IC . The device used to complete this analysis was sourced in Taiwan. The circuit blocks extracted...
  • Report  |  1114-37985-O-6CV-100  |   Published: 30 January 2015
    This CircuitVision report provides a set of hierarchical schematics for the embedded transmit mixer circuit found in the Qualcomm Atheros WCN3680B Wi-Fi/Bluetooth®/FM Solution Chip. The circuit blocks...
  • Report  |  0714-37069-O-5SA-100  |   Published: 31 December 2014
    This report is a structural analysis of the 18.1 megapixel, 6.9 µm x 6.9 µm pixel, CMOS image sensor used in the Canon EOS-1D X DSLR camera. The EOS-1D X camera features a full-frame 18.1 megapixel (5184...