IC Design Overview of the Intel Valleyview (Bay Trail) Processor

Published: 17 February 2014

The following IC Design Overview contains a summary of packaging details and a breakdown of logic, I/O and embedded memory areas for this device. Included in this analysis are images of the package, die and die markings. Package analysis includes a summary of package measurements, external top and bottom images, a package cross-section image, and multiple package x-ray images. A die cross-section image is included to show die thickness. Annotated die images show locations of I/O, embedded memory, standard logic, and major repeating mixed-signal blocks. Representative images of I/O blocks, embedded memory types, and standard logic gates are also included. This report also comes with 30 minutes of analyst time that is to be used within 6 months of the report’s purchase.

Other Functional Analysis Reports Search All Reports

Recent OMR Reports

  • Report  |  1014-37875-O-5DL-100  |   Published: 26 November 2014
    The report is a detailed structural analysis (LDSA) of the 20 nm node Samsung Exynos 5430 SoC. The Exynos 5430 is Samsung’s first 20 nm SoC to be deployed in a smartphone, the Galaxy Alpha. The SoC contains...
  • Report  |  0814-36521-O-6CV-100  |   Published: 24 October 2014
    This CircuitVision report provides a set of hierarchical schematics for the Broadcom BCM59039 Power Management IC's. The circuit block extracted and analyzed for the report includes the buck converter...
  • Report  |  0914-37459-O-4SL1-100  |   Published: 15 October 2014
    This report provides a brief technical snapshot of the STMicroelectronics VN5016AJ Single Channel High-Side Driver. The report includes: High resolution optical images of the package top and bottom, x-ray...