IC Design Overview of the Intel Valleyview (Bay Trail) Processor

Published: 17 February 2014

The following IC Design Overview contains a summary of packaging details and a breakdown of logic, I/O and embedded memory areas for this device. Included in this analysis are images of the package, die and die markings. Package analysis includes a summary of package measurements, external top and bottom images, a package cross-section image, and multiple package x-ray images. A die cross-section image is included to show die thickness. Annotated die images show locations of I/O, embedded memory, standard logic, and major repeating mixed-signal blocks. Representative images of I/O blocks, embedded memory types, and standard logic gates are also included. This report also comes with 30 minutes of analyst time that is to be used within 6 months of the report’s purchase.

Other Functional Analysis Reports Search All Reports

Recent OMR Reports

  • Report  |  0714-36527-O-6CV-100  |   Published: 7 August 2014
    This CircuitVision report provides a set of hierarchical schematics for the Fujitsu MB89R118C FRAM Memory RFID. The circuit blocks extracted and analyzed for the report include the Analog RF Interface...
  • Report  |  0214-36463-O-6CV-100  |   Published: 25 July 2014
    This CircuitVision report provides a set of hierarchical schematics for the Elpida EDJ4216EFBG-GNL-F 33 nm 4 Gbit DDR3L SDRAM. The circuit blocks extracted and analyzed for the report include the data...
  • Report  |  0514-37001-O-5DL-100  |   Published: 3 July 2014
    This report is a logic detailed structural analysis (LDSA) of the 40 nm process node LSI SAS 3108 RAID-on-CHIP (ROC). RAID (redundant array of independent disks) is a data storage virtualization technology...